LLVM API Documentation

 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
llvm::ARMSubtarget Member List

This is the complete list of members for llvm::ARMSubtarget, including all inherited members.

AClass enum valuellvm::ARMSubtargetprotected
allowsUnalignedMem() const llvm::ARMSubtargetinline
AllowsUnalignedMemllvm::ARMSubtargetprotected
ARM_ABI_AAPCS enum valuellvm::ARMSubtarget
ARM_ABI_APCS enum valuellvm::ARMSubtarget
ARMProcClassllvm::ARMSubtargetprotected
ARMProcClassEnum enum namellvm::ARMSubtargetprotected
ARMProcFamilyllvm::ARMSubtargetprotected
ARMProcFamilyEnum enum namellvm::ARMSubtargetprotected
ARMSubtarget(const std::string &TT, const std::string &CPU, const std::string &FS, const TargetOptions &Options)llvm::ARMSubtarget
AvoidCPSRPartialUpdatellvm::ARMSubtargetprotected
avoidCPSRPartialUpdate() const llvm::ARMSubtargetinline
AvoidMOVsShifterOperandllvm::ARMSubtargetprotected
avoidMOVsShifterOperand() const llvm::ARMSubtargetinline
computeIssueWidth()llvm::ARMSubtarget
CortexA15 enum valuellvm::ARMSubtargetprotected
CortexA5 enum valuellvm::ARMSubtargetprotected
CortexA53 enum valuellvm::ARMSubtargetprotected
CortexA57 enum valuellvm::ARMSubtargetprotected
CortexA8 enum valuellvm::ARMSubtargetprotected
CortexA9 enum valuellvm::ARMSubtargetprotected
CortexR5 enum valuellvm::ARMSubtargetprotected
CPUStringllvm::ARMSubtargetprotected
enablePostRAScheduler(CodeGenOpt::Level OptLevel, TargetSubtargetInfo::AntiDepBreakMode &Mode, RegClassVector &CriticalPathRCs) const llvm::ARMSubtarget
FPOnlySPllvm::ARMSubtargetprotected
getCPUString() const llvm::ARMSubtargetinline
getInstrItineraryData() const llvm::ARMSubtargetinline
getMaxInlineSizeThreshold() const llvm::ARMSubtargetinline
getMispredictionPenalty() const llvm::ARMSubtarget
getStackAlignment() const llvm::ARMSubtargetinline
getTargetTriple() const llvm::ARMSubtargetinline
GVIsIndirectSymbol(const GlobalValue *GV, Reloc::Model RelocM) const llvm::ARMSubtarget
hasAnyDataBarrier() const llvm::ARMSubtargetinline
hasARMOps() const llvm::ARMSubtargetinline
HasCRCllvm::ARMSubtargetprotected
hasCRC() const llvm::ARMSubtargetinline
HasCryptollvm::ARMSubtargetprotected
hasCrypto() const llvm::ARMSubtargetinline
HasD16llvm::ARMSubtargetprotected
hasD16() const llvm::ARMSubtargetinline
HasDataBarrierllvm::ARMSubtargetprotected
hasDataBarrier() const llvm::ARMSubtargetinline
hasDivide() const llvm::ARMSubtargetinline
hasDivideInARMMode() const llvm::ARMSubtargetinline
hasFP16() const llvm::ARMSubtargetinline
HasFP16llvm::ARMSubtargetprotected
HasFPARMv8llvm::ARMSubtargetprotected
hasFPARMv8() const llvm::ARMSubtargetinline
HasHardwareDividellvm::ARMSubtargetprotected
HasHardwareDivideInARMllvm::ARMSubtargetprotected
HasMPExtensionllvm::ARMSubtargetprotected
hasMPExtension() const llvm::ARMSubtargetinline
HasNEONllvm::ARMSubtargetprotected
hasNEON() const llvm::ARMSubtargetinline
HasPerfMonllvm::ARMSubtargetprotected
hasPerfMon() const llvm::ARMSubtargetinline
HasRASllvm::ARMSubtargetprotected
hasRAS() const llvm::ARMSubtargetinline
hasSinCos() const llvm::ARMSubtarget
HasT2ExtractPackllvm::ARMSubtargetprotected
hasT2ExtractPack() const llvm::ARMSubtargetinline
hasThumb2() const llvm::ARMSubtargetinline
HasThumb2llvm::ARMSubtargetprotected
hasThumb2DSP() const llvm::ARMSubtargetinline
HasTrustZonellvm::ARMSubtargetprotected
hasTrustZone() const llvm::ARMSubtargetinline
hasV4TOps() const llvm::ARMSubtargetinline
HasV4TOpsllvm::ARMSubtargetprotected
HasV5TEOpsllvm::ARMSubtargetprotected
hasV5TEOps() const llvm::ARMSubtargetinline
hasV5TOps() const llvm::ARMSubtargetinline
HasV5TOpsllvm::ARMSubtargetprotected
HasV6MOpsllvm::ARMSubtargetprotected
hasV6MOps() const llvm::ARMSubtargetinline
HasV6Opsllvm::ARMSubtargetprotected
hasV6Ops() const llvm::ARMSubtargetinline
hasV6T2Ops() const llvm::ARMSubtargetinline
HasV6T2Opsllvm::ARMSubtargetprotected
hasV7Ops() const llvm::ARMSubtargetinline
HasV7Opsllvm::ARMSubtargetprotected
hasV8Ops() const llvm::ARMSubtargetinline
HasV8Opsllvm::ARMSubtargetprotected
hasVFP2() const llvm::ARMSubtargetinline
hasVFP3() const llvm::ARMSubtargetinline
hasVFP4() const llvm::ARMSubtargetinline
HasVFPv2llvm::ARMSubtargetprotected
HasVFPv3llvm::ARMSubtargetprotected
HasVFPv4llvm::ARMSubtargetprotected
HasVirtualizationllvm::ARMSubtargetprotected
hasVirtualization() const llvm::ARMSubtargetinline
HasVMLxForwardingllvm::ARMSubtargetprotected
hasVMLxForwarding() const llvm::ARMSubtargetinline
InstrItinsllvm::ARMSubtargetprotected
InThumbModellvm::ARMSubtargetprotected
isAAPCS_ABI() const llvm::ARMSubtargetinline
isAClass() const llvm::ARMSubtargetinline
isAPCS_ABI() const llvm::ARMSubtargetinline
isCortexA15() const llvm::ARMSubtargetinline
isCortexA5() const llvm::ARMSubtargetinline
isCortexA8() const llvm::ARMSubtargetinline
isCortexA9() const llvm::ARMSubtargetinline
isCortexM3() const llvm::ARMSubtargetinline
isCortexR5() const llvm::ARMSubtargetinline
isFPBrccSlow() const llvm::ARMSubtargetinline
isFPOnlySP() const llvm::ARMSubtargetinline
isLikeA9() const llvm::ARMSubtargetinline
isMClass() const llvm::ARMSubtargetinline
isR9Reserved() const llvm::ARMSubtargetinline
IsR9Reservedllvm::ARMSubtargetprotected
isRClass() const llvm::ARMSubtargetinline
isSwift() const llvm::ARMSubtargetinline
isTargetAEABI() const llvm::ARMSubtargetinline
isTargetDarwin() const llvm::ARMSubtargetinline
isTargetELF() const llvm::ARMSubtargetinline
isTargetIOS() const llvm::ARMSubtargetinline
isTargetLinux() const llvm::ARMSubtargetinline
isTargetNaCl() const llvm::ARMSubtargetinline
isThumb() const llvm::ARMSubtargetinline
isThumb1Only() const llvm::ARMSubtargetinline
isThumb2() const llvm::ARMSubtargetinline
MClass enum valuellvm::ARMSubtargetprotected
NoARMllvm::ARMSubtargetprotected
None enum valuellvm::ARMSubtargetprotected
Optionsllvm::ARMSubtargetprotected
Others enum valuellvm::ARMSubtargetprotected
ParseSubtargetFeatures(StringRef CPU, StringRef FS)llvm::ARMSubtarget
PostRASchedulerllvm::ARMSubtargetprotected
Pref32BitThumbllvm::ARMSubtargetprotected
prefers32BitThumb() const llvm::ARMSubtargetinline
RClass enum valuellvm::ARMSubtargetprotected
resetSubtargetFeatures(const MachineFunction *MF)llvm::ARMSubtargetvirtual
restrictIT() const llvm::ARMSubtargetinline
RestrictITllvm::ARMSubtargetprotected
SchedModelllvm::ARMSubtargetprotected
SlowFPBrccllvm::ARMSubtargetprotected
SlowFPVMLxllvm::ARMSubtargetprotected
stackAlignmentllvm::ARMSubtargetprotected
supportsTailCall() const llvm::ARMSubtargetinline
SupportsTailCallllvm::ARMSubtargetprotected
Swift enum valuellvm::ARMSubtargetprotected
TargetABIllvm::ARMSubtarget
TargetTriplellvm::ARMSubtargetprotected
Thumb2DSPllvm::ARMSubtargetprotected
UnsafeFPMathllvm::ARMSubtargetprotected
useFPVMLx() const llvm::ARMSubtargetinline
UseMovtllvm::ARMSubtargetprotected
useMovt() const llvm::ARMSubtargetinline
UseMulOpsllvm::ARMSubtargetprotected
useMulOps() const llvm::ARMSubtargetinline
useNaClTrap() const llvm::ARMSubtargetinline
UseNaClTrapllvm::ARMSubtargetprotected
useNEONForSinglePrecisionFP() const llvm::ARMSubtargetinline
UseNEONForSinglePrecisionFPllvm::ARMSubtargetprotected

Generated on Tue Mar 18 2014 10:40:49 for LLVM by Doxygen1.8.6
Copyright © 2003-2013 University of Illinois at Urbana-Champaign. All Rights Reserved.