15 #ifndef R600REGISTERINFO_H_
16 #define R600REGISTERINFO_H_
23 class R600TargetMachine;
56 #endif // AMDIDSAREGISTERINFO_H_
virtual const TargetRegisterClass * getISARegClass(const TargetRegisterClass *RC) const
unsigned getHWRegChan(unsigned reg) const
get the HW encoding for a register's channel.
virtual BitVector getReservedRegs(const MachineFunction &MF) const
TargetRegisterInfo interface that is implemented by all hw codegen targets.
R600RegisterInfo(AMDGPUTargetMachine &tm)
virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const
get the register class of the specified type to use in the CFGStructurizer
The AMDGPU TargetMachine interface definition for hw codgen targets.
virtual unsigned getHWRegIndex(unsigned Reg) const
virtual bool isPhysRegLiveAcrossClauses(unsigned Reg) const
virtual const RegClassWeight & getRegClassWeight(const TargetRegisterClass *RC) const