15 #ifndef R600ISELLOWERING_H
16 #define R600ISELLOWERING_H
49 SDLoc DL,
unsigned DwordOffset)
const;
66 void getStackAddress(
unsigned StackWidth,
unsigned ElemIdx,
67 unsigned &Channel,
unsigned &PtrIncr)
const;
74 #endif // R600ISELLOWERING_H
virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const
virtual EVT getSetCCResultType(LLVMContext &, EVT VT) const
R600TargetLowering(TargetMachine &TM)
ID
LLVM Calling Convention Representation.
virtual SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl< ISD::InputArg > &Ins, SDLoc DL, SelectionDAG &DAG, SmallVectorImpl< SDValue > &InVals) const
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const
Interface definition of the TargetLowering class that is common to all AMD GPUs.
void ReplaceNodeResults(SDNode *N, SmallVectorImpl< SDValue > &Results, SelectionDAG &DAG) const
virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *BB) const
const MCRegisterInfo & MRI