19 #define GET_INSTRINFO_MC_DESC
20 #include "SystemZGenInstrInfo.inc"
22 #define GET_SUBTARGETINFO_MC_DESC
23 #include "SystemZGenSubtargetInfo.inc"
25 #define GET_REGINFO_MC_DESC
26 #include "SystemZGenRegisterInfo.inc"
31 SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L,
32 SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L,
33 SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L,
34 SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L
38 SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H,
39 SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H,
40 SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H,
41 SystemZ::R12H, SystemZ::R13H, SystemZ::R14H, SystemZ::R15H
45 SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D,
46 SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D,
47 SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D,
48 SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D
52 SystemZ::R0Q, 0, SystemZ::R2Q, 0,
53 SystemZ::R4Q, 0, SystemZ::R6Q, 0,
54 SystemZ::R8Q, 0, SystemZ::R10Q, 0,
55 SystemZ::R12Q, 0, SystemZ::R14Q, 0
59 SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
60 SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
61 SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
62 SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S
66 SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
67 SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
68 SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
69 SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D
73 SystemZ::F0Q, SystemZ::F1Q, 0, 0,
74 SystemZ::F4Q, SystemZ::F5Q, 0, 0,
75 SystemZ::F8Q, SystemZ::F9Q, 0, 0,
76 SystemZ::F12Q, SystemZ::F13Q, 0, 0
80 static unsigned Map[SystemZ::NUM_TARGET_REGS];
81 static bool Initialized =
false;
83 for (
unsigned I = 0;
I < 16; ++
I) {
93 assert(Reg < SystemZ::NUM_TARGET_REGS);
109 InitSystemZMCInstrInfo(X);
115 InitSystemZMCRegisterInfo(X, SystemZ::R14D);
123 InitSystemZMCSubtargetInfo(X, TT, CPU, FS);
175 unsigned SyntaxVariant,
int getDwarfRegNum(unsigned RegNum, bool isEH) const
Map a target register to an equivalent dwarf register number. Returns -1 if there is no equivalent va...
const unsigned GR32Regs[16]
unsigned getFirstReg(unsigned Reg)
const unsigned FP128Regs[16]
static MCAsmInfo * createSystemZMCAsmInfo(const MCRegisterInfo &MRI, StringRef TT)
MCAsmBackend * createSystemZMCAsmBackend(const Target &T, const MCRegisterInfo &MRI, StringRef TT, StringRef CPU)
static MCCodeGenInfo * createSystemZMCCodeGenInfo(StringRef TT, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL)
const unsigned FP32Regs[16]
static void RegisterMCInstPrinter(Target &T, Target::MCInstPrinterCtorTy Fn)
MCStreamer * createELFStreamer(MCContext &Ctx, MCTargetStreamer *TargetStreamer, MCAsmBackend &TAB, raw_ostream &OS, MCCodeEmitter *CE, bool RelaxAll, bool NoExecStack)
static MCStreamer * createSystemZMCObjectStreamer(const Target &T, StringRef TT, MCContext &Ctx, MCAsmBackend &MAB, raw_ostream &OS, MCCodeEmitter *Emitter, bool RelaxAll, bool NoExecStack)
const unsigned GRH32Regs[16]
void addInitialFrameState(const MCCFIInstruction &Inst)
void InitMCCodeGenInfo(Reloc::Model RM=Reloc::Default, CodeModel::Model CM=CodeModel::Default, CodeGenOpt::Level OL=CodeGenOpt::Default)
static MCInstPrinter * createSystemZMCInstPrinter(const Target &T, unsigned SyntaxVariant, const MCAsmInfo &MAI, const MCInstrInfo &MII, const MCRegisterInfo &MRI, const MCSubtargetInfo &STI)
static MCInstrInfo * createSystemZMCInstrInfo()
static void RegisterMCAsmBackend(Target &T, Target::MCAsmBackendCtorTy Fn)
static MCCFIInstruction createDefCfa(MCSymbol *L, unsigned Register, int Offset)
.cfi_def_cfa defines a rule for computing CFA as: take address from Register and add Offset to it...
static void RegisterMCObjectStreamer(Target &T, Target::MCObjectStreamerCtorTy Fn)
const int64_t CFAOffsetFromInitialSP
MCCodeEmitter - Generic instruction encoding interface.
static void RegisterMCCodeGenInfo(Target &T, Target::MCCodeGenInfoCtorFnTy Fn)
static MCRegisterInfo * createSystemZMCRegisterInfo(StringRef TT)
static void RegisterMCAsmInfo(Target &T, Target::MCAsmInfoCtorFnTy Fn)
static void RegisterMCSubtargetInfo(Target &T, Target::MCSubtargetInfoCtorFnTy Fn)
MCCodeEmitter * createSystemZMCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI, const MCSubtargetInfo &STI, MCContext &Ctx)
const unsigned FP64Regs[16]
static void RegisterMCCodeEmitter(Target &T, Target::MCCodeEmitterCtorTy Fn)
const unsigned GR128Regs[16]
void LLVMInitializeSystemZTargetMC()
const unsigned GR64Regs[16]
static void RegisterMCRegInfo(Target &T, Target::MCRegInfoCtorFnTy Fn)
static void RegisterMCInstrInfo(Target &T, Target::MCInstrInfoCtorFnTy Fn)
MCAsmBackend - Generic interface to target specific assembler backends.
cl::opt< bool > RelaxAll("mc-relax-all", cl::desc("When used with filetype=obj, ""relax all fixups in the emitted object file"))
static MCSubtargetInfo * createSystemZMCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS)
const MCRegisterInfo & MRI
static RegisterPass< NVPTXAllocaHoisting > X("alloca-hoisting","Hoisting alloca instructions in non-entry ""blocks to the entry block")